Skip to main content
WalesElectronics

WJEC GCSE Electronics: sequential systems overview

An overview of the sequential systems content in Component 2 of WJEC Eduqas GCSE Electronics, covering the rising-edge-triggered D-type flip-flop, building 1-bit and 2-bit binary counters, frequency division, BCD and decade counters, seven-segment displays with a decoder/driver, the 4017 sequencer, and resetting for a custom count length.

Generated by Claude Opus 4.86 min readWJEC Eduqas GCSE Electronics, Component 2

Reviewed by: AI editorial process; not yet individually human-reviewed

Jump to a section
  1. What the topic covers
  2. How this content is examined
  3. How to study it
  4. For the official specification

The sequential systems content of WJEC Eduqas GCSE Electronics is the memory-based digital part of Component 2 (Application of Electronics). It covers the D-type flip-flop, binary counters, decade counters with displays, and the 4017 sequencer. This page maps the content and links to a focused answer page for each part.

What the topic covers

D-type flip-flops
The rising-edge-triggered D-type that copies D to Q on the clock edge, its use as a latch and for data transfer, and reading timing diagrams. See D-type flip-flops.
Binary counters
Building 1-bit and 2-bit counters from toggling D-types, frequency division by two per stage, and reading the count from a timing diagram. See Binary counters.
Decade counters and displays
BCD and decade counters, the seven-segment display with its decoder/driver, the 4017 sequencer, and resetting for a custom count length. See Decade counters and displays.

How this content is examined

This content sits in Component 2 (Application of Electronics), a written paper of 1 hour 30 minutes worth 40% of the GCSE. Expect D-type timing diagrams, building and reading binary counters, frequency division, decade counter and display chains, 4017 sequencing, and resetting for a custom count length.

How to study it

  1. D-type rule. Copies D to Q on the rising clock edge; holds Q between edges.
  2. Toggle and divide. Q\overline{Q} to D makes it toggle, dividing the clock by two; chain stages for more bits.
  3. Read counts in binary. A 2-bit counter goes 00, 01, 10, 11 (0 to 3) then repeats.
  4. Display chain. Decade counter then decoder/driver then seven-segment display.
  5. Reset early. Feed the output one beyond the last wanted step to reset for a custom count.

For the official specification

WJEC Eduqas publishes the full GCSE Electronics specification, past papers and mark schemes at wjec.co.uk. Always revise from the current specification and the board's own past papers, because question style and the printed equation and symbol lists are board-specific.

Sources & how we know this