Skip to main content
EnglandComputer ScienceSyllabus dot point

What is the stored program concept and how do the main CPU architectures differ?

Understand the stored program concept, the Von Neumann architecture, the Harvard architecture, and the differences between them.

A focused answer to AQA A-Level Computer Science 4.7.2, covering the stored program concept, the Von Neumann architecture, the Harvard architecture, and the differences between them.

Generated by Claude Opus 4.87 min answer

Reviewed by: AI editorial process; not yet individually human-reviewed

Have a quick question? Jump to the Q&A page

Jump to a section
  1. What this dot point is asking
  2. The stored program concept
  3. The Von Neumann architecture
  4. The Harvard architecture

What this dot point is asking

AQA wants you to explain the stored program concept and describe the Von Neumann and Harvard architectures, including the differences between them.

The stored program concept

This idea, with the universal Turing machine as its theoretical basis, is what makes a general-purpose computer possible. Before stored programs, machines were configured for a single task by physical wiring; storing the program as data meant the same hardware could be repurposed instantly by loading new instructions. It is also why the fetch-decode-execute cycle works the way it does: the processor simply reads whatever instruction sits at the program counter, with no distinction in storage between a program and the numbers it manipulates.

The Von Neumann architecture

The bottleneck is the defining disadvantage and a favourite exam point. As processors became far faster than memory, the single shared path between processor and memory increasingly became the limiting factor, since every instruction fetch and every data access must take turns on the same bus. Techniques such as caching exist partly to soften this bottleneck by keeping frequently used instructions and data close to the processor.

The Harvard architecture

The hybrid approach used in most modern processors is worth noting: main memory follows the Von Neumann model (one store for everything), but the cache closest to the processor is split into separate instruction and data caches, giving Harvard-style simultaneous access where it matters most for speed. This shows that the two architectures are not rigid alternatives but design choices that real systems blend.

Exam-style practice questions

Practice questions written in the style of AQA exam questions on this dot point, with worked answer explainers. The year tag is the paper they imitate, not the source.

AQA 20194 marksExplain what is meant by the stored program concept and describe why it makes a general-purpose computer possible.
Show worked answer →

The stored program concept is the principle that a program's instructions are held in main memory alongside the data they operate on, and the processor fetches and executes those instructions one at a time.

It makes a general-purpose computer possible because the program is simply data in memory, so a completely different task can be performed by loading a different program rather than rewiring or rebuilding the machine. The same hardware can run a word processor, a game or a compiler in turn, because each is just a different set of instructions stored in memory. This is the practical realisation of the universal Turing machine.

Markers reward instructions and data sharing memory, fetched and executed one at a time, and the point that changing the program (not the hardware) changes what the machine does.

AQA 20214 marksCompare the Von Neumann and Harvard architectures, stating how each handles instructions and data and giving one advantage of each.
Show worked answer →

The Von Neumann architecture uses a single shared memory and a single set of buses for both instructions and data. Its advantage is simplicity and lower cost, as only one memory and bus system is needed.

The Harvard architecture uses separate memories and separate buses for instructions and for data. Its advantage is higher performance: an instruction and a data value can be fetched at the same time, avoiding the Von Neumann bottleneck where the shared bus prevents simultaneous instruction and data access.

Markers reward the single-shared versus separate memory and bus distinction, and a valid advantage of each (simplicity and cost for Von Neumann; simultaneous access and speed for Harvard).

Related dot points

Sources & how we know this